

This is an author-formatted work. The archival version for citation is:

S. Salehi and R. F. DeMara, "Adaptive Non-Uniform Compressive Sensing Using SOT-MRAM Multi-Bit Precision Crossbar Arrays," in *IEEE Transactions on Nanotechnology*, vol. 20, pp. 224-228, 2021, doi: 10.1109/TNANO.2021.3060358.

Available at:

<https://ieeexplore.ieee.org/abstract/document/9357989>

# Adaptive Non-Uniform Compressive Sensing using SOT-MRAM Multi-bit Precision Crossbar Arrays

Soheil Salehi, *Member, IEEE*, and Ronald F. DeMara, *Senior Member, IEEE*

**Abstract**— A Compressive Sensing (CS) approach is applied to utilize intrinsic computation capabilities of Spin-Orbit Torque Magnetic Random Access Memory (SOT-MRAM) devices for IoT applications wherein lifetime energy, device area, and manufacturing costs are highly-constrained while the sensing environment varies rapidly. In this manuscript, we propose the Adaptive Compressed-sampling via Multi-bit Crossbar Array (ACMCA) approach to intelligently generate the CS measurement matrix using a multi-bit SOT-MRAM crossbar array. SPICE circuit and MATLAB algorithm simulation results indicate that ACMCA reduces reconstruction error by up to 4dB using a 4-bit quantized CS measurement matrix while incurring a negligible increase in the energy consumption of generating the matrix. Additionally, we introduce an algorithm called Energy-aware Adaptive Sensing for IoT (EASI) which determines the frequency of measurement matrix updates within the energy budget of an IoT device.

**Index Terms**— Non-Uniform Compressive Sensing, Adaptive Compressive Sensing, SOT-MRAM, Crossbar Architecture.

## I. INTRODUCTION

In recent years, one of the main focuses of research in the Internet of Things (IoT) applications has been optimizing energy consumption while maximizing signal sampling performance and reconstruction accuracy [1], [2]. Recently, to decrease the energy consumption as well as storage needs and data transmission overheads, Compressive Sensing (CS) approaches are being investigated. Unlike conventional sampling methods that require the sampling to be performed at the Nyquist rate, CS algorithms aim to sample spectrally-sparse wide-band signals close to their information rate. Utilizing CS approaches help mitigate the overhead cost of sampling hardware [3], [4]. Non-uniform CS algorithms utilize Random Number Generator (RNG) for random sampling of the signal [4]. As opposed to True RNGs (TRNGs), Pseudo-RNGs (PRNGs) need to surmount challenges including limited quality of randomness, area utilization, and energy consumption overheads due to post-processing requirements [5], [6].

Thus, there is an increased demand for RNG circuits that are energy- and area-efficient and can provide adaptive behavior. Traditional implementation of non-uniform CS algorithms in hardware have been implemented using Complementary Metal Oxide Semiconductor (CMOS) technology [7], [8] and often result in inefficiencies in terms of area and power dissipation. Furthermore, recent advances in spintronics have enabled researchers to design TRNGs using Magnetic Tunnel Junctions (MTJs) [5], stochastic switching in MTJs using sub-threshold voltages [6], [9] precessional switching in MTJs [10], and Voltage-Controlled Magnetic Anisotropy (VCMA) MTJs [11]. However, all of these designs result in area footprint and energy consumption overheads due to their relatively complex hardware.

Herein, we devise a novel circuit-algorithm solution called *Adaptive Compressed-sampling via Multi-bit Crossbar Array (ACMCA)*, which utilizes a novel spin-based hardware circuit together with non-uniform compressive sensing algorithms to minimize energy consumption and area overheads while maximizing the sampling and reconstruction performance. The proposed ACMCA approach utilizes Spin Orbit Torque Magnetic Random Access Memory (SOT-MRAM) based multi-bit resistive devices to generate and store the CS measurement matrix elements. As developed herein, SOT-MRAM-based multi-bit resistive devices can attain a small area footprint and offer significant reduction in energy consumption [12]. Namely, to further leverage their intrinsic computationally ability in edge-based IoT application, SOT-MRAM-based Multi-bit Cells (SMCs) are utilized in a crossbar array fashion to perform Vector Matrix Multiplications (VMMs) required for sampling and reconstruction of the IoT signals.

The remainder of this paper is organized as follows: In Section II, background and related work are discussed and a detailed description of the SOT-MRAM-based multi-bit resistive devices utilized herein is provided. The proposed ACMCA approach is described in detail in Section III. Additionally, simulation results and comparisons are presented in Section IV. Finally, Section V concludes this manuscript.

S. Salehi was with the ECE Department at the University of Central Florida, Orlando, FL 32816 USA He is now with the ECE Department at the University of California-Davis, Davis, CA 95616 USA (e-mail: ssalehi@ucdavis.edu).

R. F. DeMara, is with the ECE Department at the University of Central Florida, Orlando, FL 32816 USA (e-mail: ronald.demara@ucf.edu).




Fig. 1: Compressive Sensing with a (a) Bernoulli measurement matrix and (b) Gaussian non-uniform measurement matrix.

## II. BACKGROUND AND RELATED WORK

### A. Fundamentals of Compressive Sensing

Compressive Sensing (CS) techniques are designed to perform reconstruction algorithms to recover a  $k$ -sparse signal of length  $N$  using  $M$  measurements, with  $M \ll N$ . Based on the definition, a  $k$ -sparse signal has  $k$  non-zero entries in a given basis. Furthermore, the sparsity rate of the signal is defined as  $(\frac{k}{N})$ . Fundamentally, in order to sample the sparse signal vector,  $x \in \mathbb{R}^N$ , we can use the measurement matrix,  $\Phi \in \mathbb{R}^{M \times N}$ , and the relation  $y = \Phi x$  to find the compressed measurements vector,  $y \in \mathbb{R}^M$ . According to the literature, the sparse signal vector,  $x \in \mathbb{R}^N$ , can be recovered from  $M$  measurements by solving the basis pursuit problem [13]:

$$\hat{x} = \underset{x}{\operatorname{argmin}} \|x\|_1 \text{ s.t. } y = \Phi x, \quad (1)$$

where  $\|x\|_1 = \sum_i |x_i|$ . It has been shown that  $\hat{x}$  reconstructs the original signal vector if  $\Phi$  satisfies a special condition known as the Restricted Isometry Property (RIP). An  $M \times N$  matrix  $\Phi$  satisfies RIP( $p$ ) if for any  $k$ -sparse vector  $x$ :

$$\|x\|_p (1 - \delta) < \|\Phi x\|_p \leq \|x\|_p (1 + \delta), \quad 0 < \delta < 1. \quad (2)$$

Furthermore, the sparsity of the signal may be non-uniform and parts of the signal may carry more weight in the reconstruction accuracy, which are called Regions of Interest (RoI) [2]. Thus, it is crucial to employ an adaptive measurement matrix that is non-uniform and allows maximizing performance of reconstruction of the RoI parts of the signal that maintain higher sparsity rates. This is attained by sampling the RoI with higher frequency by adjusting the measurement matrix. Authors in [8] and [14] have verified that RIP condition is satisfied by non-uniform measurement matrices. Thus, non-uniform measurement matrices may be used for sparse signal sampling and reconstruction. Typically, non-uniform CS measurement matrix utilize Bernoulli and Gaussian distributions as shown in Fig. 1.

Spectrally sparse signals are utilized in many applications such as frequency hopping communications, musical audio signals, cognitive radio networks, and radar/sonar imaging systems [1]. As mentioned earlier, maximizing non-uniform CS reconstruction accuracy can be done through utilization of a measurement matrix that can adaptively change based on sparse input signal characteristics observed over time [2]. Recent achievements in high-performance sparse signal recovery algorithms utilizing adaptive measurement matrices have shown promising performance improvements [14]–[17]. However, they lack a feasible pathway to implement the algorithm within a hardware fabric considering the signal and hardware constraints or they require extensive hardware support to implement Adaptive Non-uniform CS (ANCS) techniques [2]. Additionally, previous CS hardware implementations incur significant overheads in terms of area footprint and energy consumption due to the use of a large number of CMOS transistors [7], [8]. Thus, in order to reduce area and energy consumption overheads, we devise a low-complexity hardware design.

### B. SOT-MRAM-based Multi-bit Resistive Device

Recently, researchers have proposed use of multi-bit Voltage Controlled SOT-MRAM devices for dense memory system design [18], [19]. Although such devices offer energy-efficient write operation for dense memory systems, they incur overhead in terms of signaling and area. Thus, herein, we utilize the SOT-MRAM-based multi-bit resistive devices proposed in [12], which utilize the intrinsic probabilistic switching of nanomagnets while reducing signaling requirements compared to Voltage Controlled SOT-MRAM devices. The SOT-MRAM-based multi-bit resistive device provides a separate read and write path which will reduce the




Fig. 2: Multi-bit stochastic SOT-MRAM-based (a) single cell, and (b) crossbar array.

read error rate, since write operation is performed using the spin Hall Effect (SHE) write mechanism [12]. Additionally, SOT-MRAM is expected to perform better in terms of endurance, power consumption, and speed [20]. The SMCs utilize the intrinsic probabilistic switching property of SOT-MRAM. Authors in [12] have fabricated and characterized an array of nanomagnets with Perpendicular Magnetic Anisotropy (PMA) located on a tantalum layer that acts as a SHE channel. Probabilistic switching of the individual nanomagnets is used to change the state of each SMC.

The total magnetization state of the nanomagnets in an SMC can be gradually increased or decreased by applying a proper current pulse through the tantalum layer. It is worth noting that the increase and decrease of the magnetization states of the SMCs is non-linear due to their stochastic nature. However, this can be addressed by modifying the amplitude and duration of the write current pulse applied. SOT switching of a fabricated Hall bar with a single nanomagnet is performed using current pulses of  $50\mu\text{s}$  width in the presence of an in-plane external field of  $20\text{mT}$  in the current direction. Note that the presence of an external magnetic field has been shown to not be a requirement for SOT driven switching of PMA nanomagnets [12].

Some of the SOT switching approaches used structures like wedges [21] or novel GSHE materials such as antiferromagnet PtMn [22] to eliminate the need for utilizing an external magnetic field. It has been demonstrated that a current pulse with width of  $50\mu\text{s}$  can be applied to deterministically reset the state of all nanomagnets to  $-1$ . Moreover, a current with varying amplitudes is applied to probabilistically set the state of nanomagnets to  $+1$ . Note that higher current amplitude during the set operation will result in higher switching probability. Additionally, reducing the current pulse to  $20\mu\text{s}$  will be required to increase the current amplitude. We can utilize  $2^n$  nanomagnets operating in the probabilistic switching regime and working in parallel to design an  $n$ -bit SMC, where the resistances are calculated using (3).

**for**  $i = 1:(n + 1)$  **do**

$$R_{SMC}(i) = R_p R_{AP} / (R_{AP}(n - (i - 1)) + R_p(i - 1)) \quad (3)$$

**end**

### III. PROPOSED APPROACH

Herein, we propose a novel MRAM-based Adaptive Non-uniform CS approach that utilizes the aforementioned multi-bit SOT-MRAM resistive devices. We utilize the SOT-MRAM based multi-bit crossbar array structure as shown in Fig. 2(b) to implement a CS algorithm. The SMCs shown in Fig. 2(a) are used within the crossbar array architecture to generate and store the measurement matrix, which is consisted of three main steps: reset, write, and read operations. In order to write into SMCs, first the write operation control signals,  $WWL$  and  $\overline{WWL}$ , enable the write transmission gates,  $TGW1$  and  $TGW2$ , which will connect the write path from bit line ( $BL$ ) to source line ( $SL$ ). Then, a write current will be applied with controlled pulses to enable probabilistic switching of the SMCs. To read the value stored in SMCs, the read operation control signals,  $RWL$  and  $\overline{RWL}$ , enable the read path from input port ( $In$ ) to output port ( $Out$ ), through the read transmission gates,  $TGR1$  and  $TGR2$ . After the read process, the measurement matrix elements can be modified via resetting the state of SMCs. This is performed similar to the write process except with a higher write current amplitude for deterministic switching.

According to the experimental results demonstrated in [12], the authors apply 20 current pulses with  $6.97\text{mA}$  magnitude and  $20\mu\text{s}$  width. In this approach, due to the probabilistic nature of switching of the SMC nanomagnets, depending on number of current pulses applied, magnitude of current, and width of pulses, only some of the nanomagnets may switch. Note that since all the current pulses have the same direction, they can only switch the nanomagnets from  $-1$  to  $+1$  state and once a nanomagnet is switched to  $+1$ , it will maintain that state in all subsequent current pulses. Herein, we devise a 4-bit SMC using MTJ devices instead of

---

Algorithm 1: Energy-aware Adaptive Sensing for IoT (EASI).

---

**Input:** Energy Threshold ( $\gamma$ ), Energy Budget ( $EB$ ), Critical Energy ( $CE$ ), Matrix Generation Energy ( $MGE$ ), Iteration  $t-1$  Matrix ( $A_{t-1}(M, N)$ ), Iteration  $t$  Matrix Update ( $\Phi$ ), Update Frequency: Soft Threshold ( $\alpha$ ) and Hard Threshold ( $\beta$ ) where  $\alpha < \beta$

**Output:** Measurement Matrix of Iteration  $t$  ( $A_t(M, N)$ )

```

1  if  $t == 1$  then
2       $A_t(M, N) = \Phi$  /*Matrix Update*/
3       $\gamma = \gamma - MGE$  /*Energy Threshold Update*/
4  else
5      if  $\gamma > EB$  then
6           $A_t(M, N) = \Phi$  /*Matrix Update*/
7           $\gamma = \gamma - MGE$  /*Energy Threshold Update*/
8      if  $CE < \gamma \leq EB$  then
9          if  $t \% \alpha == 0$  then
10              $A_t(M, N) = \Phi$  /*Matrix Update*/
11              $\gamma = \gamma - MGE$  /*Energy Threshold Update*/
12             else  $A_t(M, N) = A_{t-1}(M, N)$  /*No Matrix Update*/
13         if  $\gamma \leq CE$  then
14             if  $t \% \beta == 0$  then
15                  $A_t(M, N) = \Phi$  /*Matrix Update*/
16                  $\gamma = \gamma - MGE$  /*Energy Threshold Update*/
17                 else  $A_t(M, N) = A_{t-1}(M, N)$  /*No Matrix Update*/
18  return  $A_t(M, N)$ 

```

---

nanomagnets, where the overall resistance of the SMC is distributed between  $1K\Omega$  to  $5K\Omega$ .

As shown in Fig. 2, our proposed architecture offers control over the number of measurements and signal elements to provide flexibility to adjust to the signal characteristics such as sparsity rate, noise, etc. In particular, due to the non-volatility, zero leakage power dissipation, small area footprint, and instant-on operation features of the SMCs, the unused SMCs can be turned off while incurring nearly zero overhead in terms of energy consumption and area. Thus, we can modify the number of rows in the measurement matrix to increase the number of measurements in order to account for increased sparsity rate. Moreover, it becomes feasible to adjust the number of columns in the measurement matrix to increase the accuracy of the signal recovery.




Fig. 3: TNMSE vs. Number of Measurements (M) for Accuracy Comparison of ANCS [2], ACMCA (Proposed), and Uniform CS, using (a) 1-bit, (b) 2-bit, (c) 3-bit, and (d) 4-bit measurement matrix.

Table 1: Comparison of single VMM operation’s energy consumption in 4-bit CMOS Crossbar vs. SMC Crossbar.

Array Size (N×M)	CMOS Crossbar [27]	SMC Crossbar	Improvement
100×25	589 pJ	60 pJ	~9.8X
200×50	2,354 pJ	242 pJ	~9.7X
400×100	9,416 pJ	960 pJ	~9.8X

Moreover, the SMC crossbar is utilized to perform the VMMs required for compressive sampling and reconstruction of the IoT signals. In the SMC crossbar array, the number of input ports are equal to the number of signal elements while the number of output ports are equal to the number of measurements. Thus, VMM is performed by applying the input signal elements to the input ports of the SMC crossbar array, similar to the one shown in Fig. 2(a) as  $In0$ , and the result of the analog VMM for each measurement will be provided at the output ports of each row of the measurement matrix, similar to the one shown in Fig. 2(a) as  $Out0$ , where the outputs will be connected to a Winner Takes All (WTA) circuit in the output node. Furthermore, the number of signal elements and the number of measurements can be adaptively adjusted, which will enable the algorithm to adapt to the signal characteristics as well as the hardware constraints. In particular, the algorithm can trade off its reconstruction accuracy versus energy consumption by reducing the number of measurements or increase the number of measurements in case of high signal sparsity rate to maximize the reconstruction performance.

Additionally, Algorithm 1 demonstrates our proposed solution for CS measurement matrix update rule called *Energy-aware Adaptive Sensing for IoT (EASI)*, which considers the energy-budget of IoT devices. We introduce an update parameter in the algorithm presented in [15], [23] to modulate the frequency of updates to the measurement matrix while maintaining control over the energy consumption overhead. This parameter, which is defined herein as transportable metric called *Energy Threshold ( $\gamma$ )*, determines the update frequency of the measurement matrix and it is modified in each iteration according to the energy budget as shown in Algorithm 1. If  $\gamma$  is greater than the Energy Budget (EB), we will update the measurement matrix in every iteration of the algorithm. Moreover, if  $\gamma$  is less than the EB and greater than the Critical Energy (CE), we will reduce the frequency of updates to the measurement matrix by only updating the matrix every  $\alpha$  iteration, where  $\alpha$  is a soft update frequency threshold. Additionally, if  $\gamma$  is less than the CE, we will further decrease the frequency of updates made to the measurement matrix by updating it every  $\beta$  iteration, where  $\beta$  represents a strict threshold on the update rate. However, doing so might increase the overall reconstruction error rate. It is worth noting that the increase in the overall reconstruction error rate can be considered negligible since the reconstruction error rate of the RoI will still be reduced compared to uniform CS, which is the goal of the algorithm. Moreover, maximizing the update frequency of the measurement matrix will result in minimizing reconstruction error rate at the cost of increased energy consumption. This adaptive behavior will enable the designer to account for hardware constraints. Multi-objective optimization of energy parameters could be performed to improve performance while saving energy [24].

#### IV. SIMULATION RESULTS

We have performed SPICE circuit and MATLAB CS algorithm simulations to evaluate the behavior and efficiency of our proposed approach. We have used the 14nm FinFET PTM library [25], the Pin-Sim framework [26], and the SMC device simulation, demonstration, and experimental results provided in [12] in our simulations to validate the proposed ACMCA approach and extract area and energy consumption estimates. In particular, we utilize the scaled SMC device parameters within Pin-Sim to simulate the SMC crossbar array. According to our results, energy consumption estimates for VMM using an SMC crossbar array to implement our modified version of the CS algorithm introduced in [15], [23] using a variety of N and M values compared to CMOS crossbar array [27] are listed in Table 1. As shown in Table 1, utilizing the SMC crossbar array for VMM operation provides nearly 10-fold energy consumption reduction compared to a CMOS crossbar array. Write energy consumption estimates for populating the measurement matrix are 3nJ for  $N \times M = 100 \times 25$ , 12nJ for  $N \times M = 200 \times 50$ , and 50nJ for  $N \times M = 400 \times 100$ , on average.

Furthermore, using the intrinsic probabilistic behavior of SMCs, ACMCA eliminates need for TRNG circuits, which are usually bulky and consume a significant amount of energy when implemented in CMOS. ACMCA using  $N \times M = 400 \times 100$  increases energy consumption by 7-fold on average to populate the measurement matrix. However, the measurement matrix is populated infrequently and once an estimate of the RoI is achieved, there will only be small updates to a few SMCs and not the entire matrix. Thus, the energy consumption overhead of populating the measurement matrix can be considered negligible. Moreover, according to transistor count, our proposed approach achieves a ~26-fold device reduction compared to CMOS crossbar.

#### V. CONCLUSION

Herein, a spin-based non-uniform compressive sensing circuit-algorithm approach is developed to consider the signal dependent constraint as well as hardware limitations called *Adaptive Compressed-sampling via Multi-bit Crossbar Array (ACMCA)*. ACMCA circuit-algorithm simulation results indicate a reduced reconstruction error by up to 4dB compared to Uniform CS methods while offering nearly 10-fold reduction in energy consumption for performing VMM compared to a CMOS-based crossbar. Moreover, we introduce the *Energy-aware Adaptive Sensing for IoT (EASI)* algorithm, which considers the energy budget when updating the CS measurement matrix to reduce energy consumption of the IoT device at the cost of slight loss in accuracy. Due to infrequent

updates of the measurement matrix, energy consumption overhead of populating the matrix can be considered negligible.

#### ACKNOWLEDGMENT

This work was supported in part by the National Science Foundation (NSF) through ECCS 1810256 and through Computing Research Association for CIFellows Project 2030859.

#### REFERENCES

- [1] S. Salehi, M. B. Mashhadi, A. Zaemzadeh, N. Rahnavard, and R. F. DeMara, "Energy-Aware Adaptive Rate and Resolution Sampling of Spectrally Sparse Signals Leveraging VCMA-MTJ Devices," *IEEE J. Emerg. Sel. Top. Circuits Syst.*, vol. 8, no. 4, pp. 679–692, Dec. 2018.
- [2] A. Zaemzadeh, M. Joneidi, and N. Rahnavard, "Adaptive non-uniform compressive sampling for time-varying signals," in *2017 51st Annual Conference on Information Sciences and Systems (CISS)*, 2017, pp. 1–6.
- [3] S. Sarvotham, D. Baron, R. G. Baraniuk, S. Sarvotham, D. Baron, and R. G. Baraniuk, "Measurements vs. Bits: Compressed Sensing meets Information Theory," *Allert. Conf. Commun. Control Comput.*, Sep. 2006.
- [4] N. Rahnavard, A. Talari, and B. Shahrasbi, "Non-uniform compressive sensing," in *Communication, Control, and Computing (Allerton), 2011 49th Annual Allerton Conference on*, 2011, pp. 212–219.
- [5] D. Vodenicarevic *et al.*, "Low-Energy Truly Random Number Generation with Superparamagnetic Tunnel Junctions for Unconventional Computing," *Phys. Rev. Appl.*, vol. 8, no. 5, p. 054045, Nov. 2017.
- [6] Y. Qu, J. Han, B. F. Cockburn, W. Pedrycz, Y. Zhang, and W. Zhao, "A True Random Number Generator Based on Parallel STT-MTJs," in *Proceedings of the Conference on Design, Automation & Test in Europe (DATE '17)*, 2017, pp. 606–609.
- [7] D. Bellasi, L. Bettini, T. Burger, Q. Huang, C. Benkeser, and C. Studer, "A 1.9 GS/s 4-bit sub-Nyquist flash ADC for 3.8 GHz compressive spectrum sensing in 28 nm CMOS," in *2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2014, pp. 101–104.
- [8] T.-F. Wu, C.-R. Ho, and M. S.-W. Chen, "A Flash-Based Non-Uniform Sampling ADC With Hybrid Quantization Enabling Digital Anti-Aliasing Filter," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2335–2349, 2017.
- [9] Y. Wang, H. Cai, L. Alves De Barros Naviner, J.-O. Klein, and W. Zhao, "A Novel Circuit Design of True Random Number Generator Using Magnetic Tunnel Junction," in *IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, 2016, pp. 123–128.
- [10] N. Rangarajan, A. Parthasarathy, and S. Rakheja, "A Spin-based True Random Number Generator Exploiting the Stochastic Precessional Switching of Nanomagnets," *J. Appl. Phys.*, vol. 121, no. 22, p. 223905, Jun. 2017.
- [11] H. Lee, F. Ebrahimi, P. K. Amiri, and K. L. Wang, "Design of high-throughput and low-power true random number generator utilizing perpendicularly magnetized voltage-controlled magnetic tunnel junction," *AIP Adv.*, vol. 7, no. 5, p. 055934, May 2017.
- [12] V. Ostwal, R. Zand, R. Demara, and J. Appenzeller, "A Novel Compound Synapse Using Probabilistic Spin-Orbit-Torque Switching for MTJ-Based Deep Neural Networks," *IEEE J. Explor. Solid-State Comput. Devices Circuits*, vol. 5, no. 2, pp. 182–187, Dec. 2019.
- [13] S. Salehi, A. Zaemzadeh, A. Tatulian, N. Rahnavard, and R. F. DeMara, "MRAM-Based Stochastic Oscillators for Adaptive Non-Uniform Sampling of Sparse Signals in IoT Applications," in *Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, 2019, pp. 403–408.
- [14] A. Gilbert and P. Indyk, "Sparse recovery using sparse matrices," in *Proceedings of the IEEE*, 2010, vol. 98, no. 6, pp. 937–947.
- [15] A. Zaemzadeh, J. Haddock, N. Rahnavard, and D. Needell, "A Bayesian Approach for Asynchronous Parallel Sparse Recovery," in *52nd Asilomar Conference on Signals, Systems, and Computers*, 2018, pp. 1980–1984.
- [16] S. Jafarpour, W. Xu, B. Hassibi, and R. Calderbank, "Efficient and robust compressed sensing using optimized expander graphs," *IEEE Trans. Inf. Theory*, vol. 55, no. 9, pp. 4299–4308, 2009.
- [17] Y. Shen, W. Hu, R. Rana, and C. T. Chou, "Nonuniform Compressive Sensing for Heterogeneous Wireless Sensor Networks," in *IEEE Sensors Journal*, 2013, vol. 13, no. 6, pp. 2120–2128.
- [18] Z. Z. Wang *et al.*, "High-Density NAND-Like Spin Transfer Torque Memory with Spin Orbit Torque Erase Operation," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 343–346, Mar. 2018.
- [19] T. Inokuchi *et al.*, "Improved read disturb and write error rates in voltage-control spintronics memory (VoCSM) by controlling energy barrier height," *Appl. Phys. Lett.*, vol. 110, no. 25, p. 252404, Jun. 2017.
- [20] M. Cubukcu *et al.*, "SOT-MRAM 300nm integration for low power and ultrafast embedded memories," *IEEE Trans. Magn.*, vol. 54, no. 4, pp. 81–82, 2018.
- [21] Y. W. Oh *et al.*, "Field-free switching of perpendicular magnetization through spin-orbit torque in antiferromagnet/ferromagnet/oxide structures," *Nat. Nanotechnol.*, vol. 11, no. 10, pp. 878–884, 2016.
- [22] S. Fukami, C. Zhang, S. Duttgupta, A. Kurenkov, and H. Ohno, "Magnetization switching by spin-orbit torque in an antiferromagnet-ferromagnet bilayer system," *Nat. Mater.*, vol. 15, no. 5, pp. 535–541, 2016.
- [23] A. Zaemzadeh, M. Joneidi, N. Rahnavard, and G. J. Qi, "Co-SpOT: Cooperative Spectrum Opportunity Detection Using Bayesian Clustering in Spectrum-Heterogeneous Cognitive Radio Networks," *IEEE Trans. Cogn. Commun. Netw.*, vol. 4, no. 2, pp. 206–219, Jun. 2018.
- [24] R. S. Oreifej, C. A. Sharma, and R. F. DeMara, "Expediting GA-based evolution using group testing techniques for reconfigurable hardware," in *Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGAs, ReConFig*, 2006, pp. 106–113.
- [25] A. S. U. (ASU), "14nm HP-FinFET Predictive Technology Model (PTM), accessed on 26 November 2018, available at: <http://ptm.asu.edu/>." [Online]. Available: <http://ptm.asu.edu/>. [Accessed: 26-Nov-2018].
- [26] R. Zand, K. Y. Camsari, S. Datta, and R. F. DeMara, "Composable probabilistic inference networks using MRAM-based stochastic neurons," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 15, no. 2, Mar. 2019.
- [27] A. Tatulian, S. Salehi, and R. F. DeMara, "Mixed-Signal Spin/Charge Reconfigurable Array for Energy-Aware Compressive Signal Processing," in *2019 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2019*, 2019.



**Soheil Salehi** (S'15–M'20) is a Postdoctoral Research Fellow and NSF-Sponsored CIFellow in the Accelerated, Secure, and Energy-Efficient Computing (ASEEC) Laboratory and the Center for Hardware and Embedded-system Security and Trust (CHEST) at the University of California, Davis (UCD) with research focus on Privacy, Security, and Trust in Computer Systems. His postdoctoral fellowship is supported by the Computing Research Association (CRA) and the Computing Community Consortium (CCC) under the NSF-Sponsored Computing Innovation Fellows (CIFellows) Program for 2020. Soheil completed his Computer Engineering Ph.D. in 2020 at the University of Central Florida (UCF) where he received his M.S. degree in Computer Engineering in 2016. He completed his doctoral research in the Computer Architecture Laboratory (CAL) at UCF. He was a Graduate Research Assistant supporting an NSF-Sponsored Communications, Circuits, and Sensing-Systems. Soheil's technical research interests include: Energy-Efficient and Intelligent Signal Conversion and Processing in Internet of Things (IoT), Spin-Based Devices, Reconfigurable and Adaptive Computer Architectures, Low-Power and Reliability-Aware VLSI circuits, Neuromorphic and Biologically-inspired AI Hardware, and Hardware Security in IoT. He was the recipient of an ACM Design Automation Conference (DAC) dissertation forum grant in 2019 and the sole recipient of the UCF Excellence by a Graduate Teaching Assistant at the university-level in 2016.



**Ronald F. DeMara** (S'87–M'93–SM'05) is Pegasus Professor in the Department of Electrical and Computer Engineering, joint faculty of Computer Science, and the Digital Learning Faculty Fellow at the University of Central Florida, where he has been a full-time faculty member since 1993. His interests are in computer architecture, post-CMOS devices, and reconfigurable fabrics. He has applied these to autonomous, embedded, and intelligent/neuromorphic systems, on which he has completed over 300 articles, 50 funded projects as PI or Co-PI totaling \$14.2M with one patent granted and one provisional patent, and 50 graduates as Ph.D. dissertation and/or M.S. thesis advisor. He was previously an Associate Engineer at IBM and a Visiting Research Scientist at NASA Ames, in total for four years, and is a registered Professional Engineer since 1992. He has served ten terms as a Topical Editor or Associate Editor including IEEE Transactions on Computers, Transactions on Emerging Topics in Computing, Transactions on VLSI, IEEE Spectrum, and Technical Program Committees of various IEEE conferences. He has been Keynote Speaker of IEEE IEMtronics, IEEE RAW, and IEEE ReConFig conferences, and Guest Editor of IEEE Transactions on Computers 2017 Special Section on Innovation in Reconfigurable Fabrics and 2019 Special Section on Non-Volatile Memories. He received the Joseph M. Biedenbach Outstanding Engineering Educator Award from IEEE.